

**RECEIVED  
CENTRAL FAX CENTER****APR 20 2007****Amendments to the Claims**

The following listing of claims will replace all prior versions, and listings, of claims in the application.

**Listing of Claims**

- 1 1-7. (Cancelled)
- 1 8. (Original) A processor having a strong ordering instruction architecture comprising:  
2 a store buffer from which a second data value is to be read and stored to a  
3 cache memory regardless of whether a first data value that is to be read from the  
4 store buffer prior to the second data value being read from the store buffer has  
5 been globally observed.
- 1 9. (Original) The processor of Claim 8 further comprising global observation store  
2 buffer (GoSB) to store only the first and second data values after they have become  
3 globally observed.
- 1 10. (Original) The processor of Claim 9 further comprising a non-committed store queue  
2 (NcSQ) to store data that is stored in the cache memory but has yet to be globally  
3 observed.

1 11. (Original) The processor of Claim 10 wherein the GoSB comprises a count value  
2 corresponding to a number of data stored within the NcSQ.

1 12. (Original) The processor of Claim 9 wherein the GoSB comprises an index field for  
2 each data value to be stored within the GoSB and an address field corresponding to a  
3 location a data value to be stored in the GoSB is to be written.

1 13. (Original) The processor of Claim 10 wherein the NcSQ comprises an index field to  
2 store an index value indicating a location within the GoSB in which a corresponding  
3 data value is to be stored after it has become globally observed.

1 14. (Original) The processor of Claim 13 wherein the cache memory comprises a level-1  
2 (L1) cache.

1 15. (Original) The processor of Claim 13 wherein the cache memory comprises a line fill  
2 buffer (LFB) to store data to be written to a level-1 (L1) cache.

1 16. (Original) The processor of Claim 13 wherein data is to be removed from the NcSQ  
2 after it has been globally observed.

1 17. (Original) The processor of Claim 15 wherein the GoSB is to provide a data value to  
2 a snooping agent before either the L1 cache or the LSB is to provide the data value to  
3 the snooping agent.

1 18. (Original) A computer system comprising:  
2 a memory unit to store a first instruction to store a first data value in at  
3 least one bus agent and a second instruction to store a second data value in at  
4 least one bus agent after the first data value has been stored in at least one bus  
5 agent;  
6 a level-1 (L1) cache and a line fill buffer (LFB) to store the first and second  
7 data values concurrently prior to either of them being detectable by at least one  
8 bus agent;  
9 a first bus agent to detect either or both of the first and second data values  
10 prior to either or both of the first and second data values being detectable within  
11 the L1 cache or the LFB by the first bus agent.

1 19. (Original) The computer system of claim 18 further comprising a storage structure to  
2 store the first and second data values after they have become detectable by at least  
3 one bus agent.

1 20. (Original) The computer system of Claim 18 wherein the first bus agent is to snoop  
2 either or both of the L1 cache and the LSB for either or both of the first and second data  
3 values.

1 21. (Original) The computer system of Claim 19 wherein the first and second data  
2 values are to be stored within at least one bus agent in program order.

- 1 22. (Original) The computer system of Claim 21 wherein the first and second  
2 instructions are to be stored within the memory unit in program order.
- 1 23. (Original) The computer system of Claim 22 wherein either or both of the L1 cache  
2 and the LFB are coupled to the first bus agent via a point-to-point bus.
- 3 24. The computer system of Claim 23 wherein the memory unit is a dynamic random  
4 access memory (DRAM).
- 1 25. (Original) The computer system of Claim 24 wherein either or both of the L1 cache  
2 and the LFB are within a microprocessor.
- 1 26. (Currently Amended) The computer system of Claim 25 wherein the first bus agent  
2 comprises an apparatus chosen from a list consisting of a microprocessor, a DRAM, a  
3 ~~magnetic storage medium, storage medium, and a bus arbitration device, and a~~  
4 ~~wireless storage medium.~~

- 1 27. (Original) An apparatus comprising:  
2 allocation logic to allocate an entry within a global observation store buffer  
3 (GoSB) to store globally observable data after a store operation to which the data  
4 corresponds becomes non-speculative and before the data is read from a store  
5 buffer;  
6 a cache memory coupled to the GoSB to store the data prior to the data  
7 becoming globally observable;  
8 read-for-ownership (RFO) logic to obtain exclusive ownership of a line  
9 within the cache prior to storing the data within the cache memory.
- 1 28. (Original) The apparatus of Claim 27 wherein the RFO logic is to obtain exclusive  
2 ownership of the line within the cache memory prior to the GoSB entry being allocated.
- 1 29. (Original) The apparatus of Claim 28 wherein the store buffer comprises an index to  
2 indicate the location of the allocated entry within the GoSB.
- 1 30. (Original) The apparatus of claim 29 wherein the allocated entry within the GoSB is  
2 to be reallocated if the data becomes globally observable.

1 31. (Original) A method for issuing strong ordered memory operations comprising:  
2 issuing a first store operation;  
3 storing a first data associated with the first store operation within a store  
4 buffer;  
5 issuing a second store operation;  
6 storing a second data associated with the second store operation within  
7 the store buffer;  
8 storing the first data within a storage unit;  
9 storing the second data within the storage unit during a period of time in  
10 which the first data is stored within the storage unit and is not globally  
11 observable.

1 32. (Original) The method of Claim 31 further comprising issuing a read-for-ownership  
2 (RFO) operation to obtain exclusive control over a line within the storage unit prior to  
3 one of the first or second data being stored within the storage unit.

1 33. (Original) The method of Claim 32 further comprising allocating an entry within a  
2 global observation store buffer (GoSB) after either the first or second data becomes  
3 globally observable.

1 34. (Original) The method of Claim 33 further comprising updating a counter to reflect a  
2 number of data values corresponding to a store address location that are stored within  
3 the storage unit but are not globally observable.

- 1 35. (Original) The method of Claim 34 wherein the entry is reallocated to store other  
2 data after the counter equals zero.
- 1 36. (Original) The method of Claim 35 further comprising updating a non-committed  
2 store queue (NcSQ) to indicate to the number of data values.
- 1 37. (Original) The method of Claim 36 wherein the storage unit is a level-1 (L1) cache.
- 1 38. (Original) The method of Claim 36 wherein the storage unit is a line-fill buffer.